Hello,
I'm using ISE 8.1 and I'm facing problems to synthesize my VHDL project. This project was simulated in modsim without problems. The synthesis process is on-going for several minutes. I would like to know which kind of problem in my project could cause such behavior? Thank you in advance, Fabio