I have a strange problem. I am trying to implement a decoder as a plb peripheral. The problem appears when I am trying to synthesis the core. Sometimes it synthesises properly using up 34 block rams. But sometimes, it doesn't. Can anybody give any reasonable explanations for this. I am using Xilinx XPS for synthesising and downloading. I have the IMP_NETLIST = TRUE in my .mpd file.