Hello,
We have a parameterizable (via top level generics) VHDL design that we are trying to put into an FPGA using the Xilinix XST (Version 7.1) tools.
We can't find any way within the tool of specifying values for the generics as part of the build process.
Are we not looking hard enough, or does the feature not exist ?
Thanks in advance,
Steven