Hi there,
I'm not very pleased reading the virtex 5 datasheet dealing with Rocket IO transcievers. In fact the Xilinx datasheets are not comprehensive and dificult to read.
Every transciever bank has two lanes and a differential clock. It seems the transciever can work with the regional clock too. See page 66 of the
"There are three ways to drive the CLKIN port (see Figure 5-3): =B7 Using an external oscillator to drive GTP dedicated clock routing =B7 Using a clock from a neighboring GTP_DUAL tile through GTP dedicated clock routing =B7 Using a clock from inside the FPGA (GREFCLK)"
However the jitter requirements for the rocket IO clk is restrictive.
"GREFCLK clocking is not recommended for most designs because of the increased jitter introduced by the FPGA clock nets." Why the hell they keep it ?
Which will be your recommandation: using a suplementary low jitter LVDS clock for every Rocket IO transciever or one clock to 3+1+3 transcievers? If using a LVDS clock, one differential clock can be shared succesfully between multiple transcievers ? (see page 69 of the same datasheet). There is no information about the max jitter of such configuration for the longest clk (the third transciever away from the clk supply).
thank you very much, Vasile