Do you have a question? Post it now! No Registration Necessary
Subject
- Posted on

Re: Xilinx virtex II DCM CLKFX output not working
achieved. My reset sequencing module takes this into account and holds the
rest of the FPGA in reset until all DCM's are up and running. It resets the
DCM's, waits for a period of time and then samples for a lock condition. If
no lock was achieved the sequence repeats (reset, look for lock).
--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Martin Euredjian
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Martin Euredjian
We've slightly trimmed the long signature. Click to see the full one.
Site Timeline
- » FPGA for a Newcomer
- — Next thread in » Field-Programmable Gate Arrays
-
- » DDR-ram interface (xapp200)
- — Previous thread in » Field-Programmable Gate Arrays
-
- » Communist Chinese Military Companies
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Communist Chinese Military Companies
- — The site's Newest Thread. Posted in » Field-Programmable Gate Arrays
-