Thanks for the (late) praise. I was really proud of my drawing. :-) But it gets more complicated in BRAMs, what with the write and the read pulse dancing around each other. Still, food for thought... Peter Alfke
Rickman,
Not sure where you got this idea. Xil> Peter Alfke wrote:
--
--Ray Andraka, P.E. President, the Andraka Consulting Group, Inc.
401/884-7930 Fax 401/884-7950 email snipped-for-privacy@andraka.com"They that give up essential liberty to obtain a little temporary safety deserve neither liberty nor safety." -Benjamin Franklin, 1759
You are responding to old messages. This has already been corrected by Peter and others. Thanks anyway.
Just FYI, I got confused between an edge clocked register and the data hold latch they have on the output. I am a visual guy and the app note is mainly words which can get me confused sometimes.
-Rick "rickman" Collins
snipped-for-privacy@XYarius.com Ignore the reply address. To email me use the above address with the XY removed.
Arius - A Signal Processing Solutions Company Specializing in DSP and FPGA design URL
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.