Do you have a question? Post it now! No Registration Necessary
Threaded View
Subject
- Posted on
post-PAR simulation model
- 07-03-2003
posted on July 3, 2003, 6:05 am
Reply
Save
Print
in ISE project navigator, when I run the 'generate post-PAR simulation
model' process, I get a warning below:
WARNING:NetListWriters:108 - In order to compile this verilog file
successfully, please add $XILINX/verilog/src/glbl.v to your compile command.
I'm using a GUI software, how can I change its default command line under
the button?
model' process, I get a warning below:
WARNING:NetListWriters:108 - In order to compile this verilog file
successfully, please add $XILINX/verilog/src/glbl.v to your compile command.
I'm using a GUI software, how can I change its default command line under
the button?
Re: post-PAR simulation model
The "glbl.v" module connects the global signals to the design, which makes
it necessary to compile this module with the other design files and to load
it along with the "toplevel.v" file or the "testbench.v" file for
simulation.
You need to compile it in the simulator, with the timing netlist.
Sandeep
command.
Site Timeline
- » ARM+FPGA
- — Next thread in » Field-Programmable Gate Arrays
-
- » XPLA3 vs. MAX3000A
- — Previous thread in » Field-Programmable Gate Arrays
-
- » Division Algorithms
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Matériel électronique à céder, quel "j uste" prix... ? Conseils éventuels &#...
- — The site's Newest Thread. Posted in » Electronics (French)
-
XML Sitemap