Dear all, I'm currently using a Fast Pll clock output as main clock of my design inside an Altera Stratix device. I have some doubts about the usage of the Pll Lock signal (the output of the Fast Pll, which indicates the Pll locked the input clock). In particular, I'm currently assuming that, after power on, the Pll locks before the completion of the fpga configuration, so that the PLL clock output can feed the internal logic without any protection against VCO transients. If this is not correct, I should in some way gate the Pll clock output with the lock output.
Any advice about this point ?
Thanks in advance