I have a Xilinx EDK based design for a Virtex II Pro using the PowerPC Processor. The PPC subsystem from EDK is a submodule of an ISE based schematic design. There are about 7 cores around the PPC and all was working fine. Then I added a second GPIO for some input lines and it won't run at all anymore.
So, I want to add some timing constraints for the clocks. However when I do so ISE complains; I added these lines to the UCF file:
NET "sys_clk_s" TNM_NET = "sys_clk_s"; TIMESPEC "TS_sys_clk_s" = PERIOD "sys_clk_s" 10 ns HIGH 5;
ISE says it can't find sys_clk_s in the design.
So I tried these variations of the net name (PPD_DDR is the EDK project name):
PPC_DDR/sys_clk_s PPC_DDR\sys_clk_s
PPC_DDR_stub/sys_clk_s PPC_DDR_stub\sys_clk_s
all with the same result.
How am I supposed to refer to a net in the EDK design in the ISE .ucf file?