Keeping Xilinx tool from Optimizing out Debugging signals

Feb 01, 2008 2 Replies

There is a signal that I need to trigger Chipscope on it for debugging purposes. However, after synthesis the signal is optimized out since it's not driving anything (of course it will be driving Chipscope block but that happens after synthesis). Searching this group I found some recommend using the KEEP attribute. Is this a recommended practice? Are there any problems with that approach, since I know this is not that actual purpose of the KEEP attribute.



Thank you.


formatting link

That is what is recommended, yes,

Austin

Thanks. Works as advertised :-)

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required