Hi All,
When doing multi-FPGA designs, what are some of the techniques that you use to detect if you have mistakenly pin multiplexed a flowthru net? I am specifically interested in the way which ISE can be used.
Thanks
--------------------------------------- Posted through