Hi All,
When doing multi-FPGA designs, what are some of the techniques that you use to detect if you have mistakenly pin multiplexed a flowthru net? I am specifically interested in the way which ISE can be used.
Thanks
--------------------------------------- Posted through
You're going to have to give a few more details. I can think of a few different cases where the term "pin multiplexed" might be used, and even then I wouldn't like the term because of it's vagueness.
Same for "flowthru net". What's that? You made a point of indicating "multi-FPGA" implying flowthru intra-, or inter-FPGA? And I really don't have a clue as to what sort of problems you're trying to avoid/detect with the ISE tools.
--Mark
Hi Mark,
I probably used the word "flowthru" a little loosely. Essentially a flowthru would be a net that does not qualify to be pin multiplexed. Adding multiplexing logic in its path would lead to incorrect operation. Nets which are multi-cycle in nature are examples of signals that can be added to pin multiplexing logic when partitioning a design across multiple FPGAs.
use
"multi-FPGA"
as to what
--------------------------------------- Posted through
Have something to add? Share your thoughts — no account required.
Ask the community — no account required