I registered a 37-bit signal using an always block in verilog without reset specification, hoping that a SRL would be inferred if registering is done without a reset. But ISE still implemented it as a 37-bit register using flops. Could anyone please let me know if I missed out something? Any comments/suggestions would be appreciated. Thanks in advance.
17 years ago