Implementing FIFO in Spartan-II

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

Threaded View
I'm using Spartan-II XC2s50 with platform flash Prom XCF01s. I've to
implement a 32x1 FIFO (with 16 bits for data of channel I and 16 for
channel Q).
I'm thinking to implement it in the Block RAM (Is there any other
method which is more efficient than this one in SpartanII?).
The dual RAM ports of Spartan-II are configurable to any size from
4Kx1 to 256x16. (In the XAPP173 "Using Block Select Ram+ Memory in
Spartan-II" of Xilinx, there is a table1 which don't have port aspect
ratios for 32x1)
Can I implement FIFO of 32x1 in this BlockRam of Spartan-II?


Re: Implementing FIFO in Spartan-II

Quoted text here. Click to load it

You can use any depth for your FIFO as long as it is below 4K. XAPP175 talks
about FIFO implementation in SpartanII.

Jim Wu

Site Timeline