in an EDK project, is it possible (as with ISE) to verify vhdl syntax of one file, before a long long make that abort complaining that syntax of a user_logic.vhdl is missing some ; or ' ...
batch compilation would be a must
in an EDK project, is it possible (as with ISE) to verify vhdl syntax of one file, before a long long make that abort complaining that syntax of a user_logic.vhdl is missing some ; or ' ...
batch compilation would be a must
snipped-for-privacy@gmail.com schrieb:
you can setup and ISE project or batch file for this there is IMHO no other solution at the moment
Antti
You can place your user designed logic at the top of the .mhs file. In this case it is the first block which is synthesized.
Frank
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.