Hi!
I recently installed EDK 9,1.02i. When I synthesize a project I get thousand of warnings, which is really annoying:
WARNING: vhdl is not supported as a language. Using usenglish.
Reading the real information becomes almost impossible. What can I do to circumvent this?
Thanks! Matthias