DDR controller : problems about burst access

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

I recently tried out DDR controller design from Xilinx(xapp608), and found it
does not work properly during simulation when I tried to use full burst read and
write. I want to burst for one full row, but the controller always stops after
it reaches column 508, I wonder why? Has anybody used this before?

Regards Hongtu

Site Timeline