I had planned to generate an ADC clock from a DCM block in my VirtexII. I'm told the jitter on the DCM output clock is likely to degrade the ADC performance. The ADC clock is 56 MHz. The source clock will be 8MHz so I need 7x in the DCM.
Is the jitter really a major problem at 56MHz?