formatting link
Cool test bench generator for testing some devices which describe by Verilog or VHDL
Oct 22, 2003
3 Replies
I always get an error window with 'File :Not Exist' when I try to load a source file.
Nial.
I download this program. This program generates tbench for inout port too. Interface and help is very good.
Try download it else.
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required