Hi everybody...
I m deriving 4 clocks in my module, are all gated with respect to a synchronous individual clock enable signals. I m using this module as a sub module for my toplevel design. While running PAR for the sub module i m not getting any messages regarding CLOCK_SIGNAL constraint, but if i run PAR for the toplevel in ISE 6.2.03i, it is displaying "Please use CLOCK_SIGNAL constraint....". I tried and tired applying the constraints several ways, but there is no change. All these clocks are of different frequency and have different clock enable signals. Please help me to find a solution for this problem.
Thanks in advance.
Regards... Chandu