Hi all,
I want to implement a clock extraction circuit from data at 300 Mbps. What i wanted to know is that is it really feasible in FPGA's( CYCLONE II).
Is any reference design available on clock extraction circiuit.
Thanks in advance
Regards, Praveen
Hi praveen,
Altera has two reference designs for Cyclone I that do clock/data recovery at 270MHz for DVB/ASI and SDI. It may be possible to crank this up to
300MHz when using the fastest speed grade Cyclone but it's going to be tricky.Best regards,
Ben
Cyclone II is faster than Cyclone I, so if this is hitting 270 MHz in Cyclone I, there's a pretty good chance it'll run at 300 MHz in Cyclone II. But of course, the speed-up from Cyclone I to Cyclone II is circuit dependent, so I can't say that for sure for this particular circuit you'll get the speed boost you need -- you'll need to try and see.
Regards,
Vaughn Altera [v b e t z (at) altera.com]
Hi Ben,
Can you give me the po> Hi praveen,
Have something to add? Share your thoughts — no account required.
Ask the community — no account required