Board-level clock phase delay calculation in the fpga board?

Oct 31, 2004 1 Replies

First reply

Ben Jackson

Some DDR designs require a loop on the board equal to the average bus trace length and then use that to "measure" it.

Read the full reply
K

In the Altera nios reference design in the cyclone kit,the sdram pll clock phase shift is -3.5ns. "This PLL introduces a phase-shift which compensates for board-level delays in the clock network.Other boards my require different settings." I don't know how to calculate the delays on my board. Could someone tell me the way to calculate the board-level delays?



Thanks and Regards


Vote
Twitter Facebook LinkedIn
B

Some DDR designs require a loop on the board equal to the average bus trace length and then use that to "measure" it.

Ben Jackson http://www.ben.com/
Vote
Twitter Facebook LinkedIn

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required