How do I design a clock divider without using initial conditions. I designed once using initial values but they dont mean anything in synthesis.
Thanks in advance for your help
How do I design a clock divider without using initial conditions. I designed once using initial values but they dont mean anything in synthesis.
Thanks in advance for your help
With a reset signal.
If your targetted part has a specified power up state and the tools that you choose to use support initial values then initial values will work just fine.
KJ
Have something to add? Share your thoughts — no account required.
Ask the community — no account required