hi
As a Xilinx dual-port memory (BRAM) user,
i need to have more :) multiple port memory, for example, 8-read
4-write port memory. Some logic should wrap the memory, but i do not have idea how to implement.
Does anyone point me to where i can find document or material or literature ? Thankyou