1. Home
  2. Embedded Programming
  3. Can distributed RAM on Xilinx FPGA be modified by onchip processor at run time and can output of the same connected to shift register in CLB.

Can distributed RAM on Xilinx FPGA be modified by onchip processor at run time and can output of the same connected to shift register in CLB.

Hi,

I am newbie in FPGA field. I am trying to implement look up table based logic on Xilinx FPGA. I want to implement the look up table in distributed RAM and to connect the output of RAM to implement the logic in LUT. And to get reconfigurability modify the RAM content at run time by soft core processor on the same chip. Can anybody let me know if it is feasible or not.

Thanks, Indra

Reply to
iwgauba
Loading thread data ...

uted

o

It is possible if you have sufficient resources in the FPGA for the size ram you want and learn to interface this to the soft core processor.

Can you not use one of the block ram primitives instead? There tends to be a lot more of that available.

Reply to
cs_posting

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.