Can distributed RAM on Xilinx FPGA be modified by onchip processor at run time and can output of the same connected to shift register in CLB.

Jul 14, 2009 1 Replies

Rate this thread:

iwgauba 17 years ago

Hi,

I am newbie in FPGA field. I am trying to implement look up table based logic on Xilinx FPGA. I want to implement the look up table in distributed RAM and to connect the output of RAM to implement the logic in LUT. And to get reconfigurability modify the RAM content at run time by soft core processor on the same chip. Can anybody let me know if it is feasible or not.

Thanks, Indra

Vote

cs_posting 17 years ago

uted

It is possible if you have sufficient resources in the FPGA for the size ram you want and learn to interface this to the soft core processor.

Can you not use one of the block ram primitives instead? There tends to be a lot more of that available.

Vote

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required