I had the view of banks bits as address MSB. But this must be false, and I now think every sdram controller minimizes the latency due to active commands by ordering addresses like this:
MSB-->
I had the view of banks bits as address MSB. But this must be false, and I now think every sdram controller minimizes the latency due to active commands by ordering addresses like this:
MSB-->
Have something to add? Share your thoughts — no account required.
Ask the community — no account required