self biased LDO

hello

i need some help with self biased opamp's LDO

the circuit is here:

  1. formatting link
    circuit

it is response on load current step below. as you can see, when load drops, the regulator doesn't regulate.

  1. formatting link
    load response

it's retaled to no bias current in M0 so in opamp as you can see there:

  1. formatting link
    M0 current

the problem is how to size transistors to have right current also for low load conditions. how the bias current in M0 is determined in this circuit? how to ensure non-zero current during low load?

regards

Reply to
jutek
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.