1. Home
  2. Electronics Design
  3. self biased LDO's opamp

self biased LDO's opamp

hello

i need some help with self biased opamp's LDO

the circuit is here:

  1. formatting link
    circuit

it is response on load current step below. as you can see, when load drops, the regulator doesn't regulate.

  1. formatting link
    load response

it's retaled to no bias current in M0 so in opamp as you can see there:

  1. formatting link
    M0 current

the problem is how to size transistors to have right current also for low load conditions. how the bias current in M0 is determined in this circuit? how to ensure non-zero current during low load?

regards

Reply to
jutek
Loading thread data ...

So, why did you design the circuit so that M0's bias current goes to zero?

Wouldn't you be better off making the M0 current have some minimum value?

You have an awful lot of overshoot and ringing in the servo loop. You should fix this too. Part of the unregulated problem is that the overshoot voltage gets "trapped" when the gain drops to zero.

When the M0 current goes to zero, your whole circuit is shut down. There is nothing you can do about it without making something pass current in that case. The easiest thing, I think, would be to add something in parallel with M0 to make the idle current flow there.

If your V1 is a fixed voltage, you may want to bring that into this added circuit to make the idle current constant.

--
--
kensmith@rahul.net   forging knowledge
Reply to
Ken Smith

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.