Asynchronous reset in "master-slave" D flip-flop

Apr 10, 2011 4 Replies

Hello,



I'm trying to build a D flip-flop from gates using the "master-slave" design, but I can't figure out how to implement an asynchronous reset. Does anyone have any idea how this is done? I can't seem to find any circuit designs online, just a bunch of HDL code.



Thanks a ton for your help!


The asynchronous reset (preset) is simply another connection to the cross-coupled pairs to force them into the state you want independent of the state of the clock.

http://focus.ti.com/lit/ds/symlink/sn74ls74a.pdf

If you follow this you'll find a layout and some help on how to generate a schematic for it:

formatting link

Basically a set/reset path is implemented with a gate in the path of the feedback to set a value regardless of the clock state.

Muzaffer Kal DSPIA INC. ASIC/FPGA Design Services http://www.dspia.com

Maybe try reading your textbook with a bit more depth...

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required