V4 FPGA has independently RXSIGDET port signal,but V5 not.
how to detect the signal on V5 GTP?
- posted
16 years ago
Xilinx V4/V5 FPGA SATA GTP
Loading thread data ...
- Vote on answer
- posted
16 years ago
Page 155
formatting link
You need to configure the "loss of Sync (LOS) state machine for the standard you wish to use.
Austin
- Vote on answer
- posted
16 years ago
i think it should be RXLOSSOFSYNC[0] representation incoming data. right?
thx your help.
- Vote on answer
- posted
16 years ago
You might want to take a look at RXELECIDLE in table 7-5 (p130, UG196 v1.3). Like RXSIGDET, it goes high when the RX differential voltage drops below the minimum threshold voltage for an OOB signal.