Microblaze Cache and FSL problem

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

Hi all ,

Out product uses the FSL bus to talk to a co-processor. So far I has
the I and d cache for microblaze disabled and the FSL bus was working
fine. But as soon as I enable I and d cache I start getting invalid
reads on FSL Bus.

Is there something I am missing out on?

BR
Rate

Site Timeline