Hi all ,
Out product uses the FSL bus to talk to a co-processor. So far I has
the I and d cache for microblaze disabled and the FSL bus was working
fine. But as soon as I enable I and d cache I start getting invalid
reads on FSL Bus.
Is there something I am missing out on?