asynchronization FIFO in HDL co-simulation

my design using asynchronization FIFO simulated successfully in syste generator, but when i put the design's ngc file into a black box and us modelsim to co-simulate it, the outputs are all 'U'. why?

Reply to
upforever
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.