asynchronization FIFO in HDL co-simulation

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to


my design using asynchronization FIFO simulated successfully in syste
generator, but when i put the design's ngc file into a black box and us
modelsim to co-simulate it, the outputs are all 'U'. why?

Site Timeline