Hi, I need to stream audio data and control info I2C out of my PC into some external hardware and was thinking of using a FIFO to deal with the different clock boundaries.
I was wondering if anyone had some startup verilog code on FIFOs, I am using a Xilinx FPGA
Thanks
Ryan ( snipped-for-privacy@gmail.com)