Latest threads in Field-Programmable Gate Arrays

ANN: MicroBlaze platform simulator XSIM ver 1.1 released

XSIM 1.1: MicroBlaze platform simulator released: free download (no registration required): http://xilant.com/index.php...

0 20yrs

Antti.Lukats

0 20yrs Antti.Lukats

Block RAM vs Flip Flop

In the following (use a font with fixed width to display it rightly) +-------------/--------+ | 32 | | ___ | +----| \ |...

4 20yrs

sdroamt

4 20yrs sdroamt

Checking syntax

Hi all! Is there a way to check the syntax of an HDL file using Xilinx command line tools? Thanks in advance

1 20yrs

taileb.mehdi

1 20yrs taileb.mehdi

Style of coding complex logic (particularly state machines)

Hello all, In a recent thread (where the O.P. looked for a HDL "Code Complete" substitute) an interesting discussion ar...

49 20yrs

eliben

49 20yrs eliben

Global signal conservation

Hi, In opencores DDR implementation, the author uses a PLL to generate a clock of multiple phases. The PLL outputs true...

6 20yrs

dash

6 20yrs dash

esoteric hardware?

Hello. By the way, does anybody here have enough sense of humor to build esoteric hardware using FPGA? Esoteric hardwar...

4 20yrs

hypermodest

4 20yrs hypermodest

USB PHYs and drivers that folks have used

I'm putting together a system that requires a USB host and a USB device interface (two separate interfaces). On the 'de...

4 20yrs

Kevin.Jennings

4 20yrs Kevin.Jennings

Xilinx Virtex-4FC PPC

Hi. Did anybody have a problem of "loosing" PPC during debugging? My software crashes but when I click Stop on GDB or P...

0 20yrs

shteinman

0 20yrs shteinman

fastest FPGA

Hello. I've a task to make attempt to crack some cryptographical hash-function by using brute-force attack. So I wish t...

108 20yrs

hypermodest

108 20yrs hypermodest

DQPs

HI, could you tell me what is DQPx in CY7C1386C (SRAM)? There are 36 bits of datas.. 32 DQx and 4 DOPx.. Thanks zlotawy

3 20yrs

spawnek

3 20yrs spawnek

Timing

Hi I have a design that I have verified using a post route simulation an then PAR the design with no timing errors. Do...

4 20yrs

maxascent

4 20yrs maxascent

Xilinx Floorplanner

What is the best source for learning about the Xilinx floorplanner? I see stuff in the constraints documentation but th...

3 20yrs

bradsmallridge

3 20yrs bradsmallridge

virtex4fx board and ethernet

Hi all, i'm wondering if someone knows if it does exist a cheap virtex4fx based card with at least 2 10/100/1000 etherne...

7 20yrs

sdroamt

7 20yrs sdroamt

Modelsim

Hi Does has anyone experienced problems with modelsim running slowly? I a not talking about simulation speed but rather...

3 20yrs

maxascent

3 20yrs maxascent

Microblaze : xil_malloc malloc

Hi I want to allocate memory but it doesn't work. If I use xil_malloc I can not allocated enough memory, pointer to NUL...

1 20yrs

Field-Programmable Gate Arrays

Worth reading in Field-Programmable Gate Arrays