Hi,
What is the default state of the unused I/O pins for Xilinx FPGA (Spartan
3E)? For Altera FPGA, it can be set as input tri-stated or as output driving gnd, etc. Is there any counterpart operation in Xilinx ISE to set the unused I/O pins?Thanks, JJ