Writing a Xilnx testbench

Sep 05, 2003 2 Replies

Hei,



When using the Xilins HDL bencher, the memory usage is running up to



1GB. I understood this is a known problem and it is suggested to write your own test bench. Can anybody give me a clue on how to do this? On the Xilinx site I was not able to find a description on this, but that probably is caused by the fact that there is such a huge amount of data there. To be more specific, I am looking for information on for example adjusting/sizing simulation time, preferably with example files. All quite basic, I think.

Thanks,



Aart


Check out

formatting link
Many, many free IP cores, most with excellent test benches. Also a few white papers ...

Regards, rudi ======================================================== ASICS.ws ::: Solutions for your ASIC/FPGA needs ::: ..............::: FPGAs * Full Custom ICs * IP Cores ::: FREE IP Cores ->

formatting link

Read The Book: Janick Bergeron's _Writing Testbenches: Functional Verification of HDL Models_. See here:

formatting link

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required