Re: the skew and race condition

There is skew even in dedicated clock lines. Because clock nets are
dedicated for just for clock signals skew is much smaller and can
(more easily) be accounted for in place and route. Most FPGA tools
warn about gated clocks because then your skew is no longer well known
parameter of global clock net but depends heavily on your design.