problem with timing simulation (clear explanation of problem)

Dec 03, 2005 1 Replies

Rate this thread:

bachimanchi 20 years ago

Hi all, to be more clear about my problem with timing simulation after i implement it using xilinx it is creating one TIME_SIM.VHD and TIME_SIM.SDF file under the folder "timing" it has an identifier "X_INV_PP" in both files when i compile TIME_SIM.VHD it is giving an error "Unknown identifier "X_INV_PP"" Cannot find component declaration did anyone come across similar kind of problem.please help me out

thanks,

Regards Ramakrishna

Vote

Aurelian Lazarut 20 years ago

you need to compile the simmprim vhdl library first. in your $XILINX directory under /vhdl/src/simprims (replace $XILINX with your actual xilinx installation dir)

Aurash

snipped-for-privacy@gmail.com wrote:

Vote

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required