1. Home
  2. Field-Programmable Gate Arrays
  3. problem with timing simulation (clear explanation of problem)

problem with timing simulation (clear explanation of problem)

Hi all, to be more clear about my problem with timing simulation after i implement it using xilinx it is creating one TIME_SIM.VHD and TIME_SIM.SDF file under the folder "timing" it has an identifier "X_INV_PP" in both files when i compile TIME_SIM.VHD it is giving an error "Unknown identifier "X_INV_PP"" Cannot find component declaration did anyone come across similar kind of problem.please help me out

thanks,

Regards Ramakrishna

Reply to
bachimanchi
Loading thread data ...

you need to compile the simmprim vhdl library first. in your $XILINX directory under /vhdl/src/simprims (replace $XILINX with your actual xilinx installation dir)

Aurash

snipped-for-privacy@gmail.com wrote:

Reply to
Aurelian Lazarut

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.