Do you have a question? Post it now! No Registration Necessary
- Tal Lachmann
August 13, 2003, 5:30 pm

Hi,
We are trying to implement the Xilinx 66/64 PCI core on a V2P-5.
Unfortunately, we just received a note from Xilinx that the -5 device
will not live up to the 66MHz requirement (despite the fact that they
had originally claimed that it _is_ on their "qualified" list).
Does anyone have experience with this core? Has anyone managed to
implement a 66/64 PCI Master/Slave on a V2P-5 device? Any hints/input
will be highly appreciated.
Thanks much in advance,
Tal.
We are trying to implement the Xilinx 66/64 PCI core on a V2P-5.
Unfortunately, we just received a note from Xilinx that the -5 device
will not live up to the 66MHz requirement (despite the fact that they
had originally claimed that it _is_ on their "qualified" list).
Does anyone have experience with this core? Has anyone managed to
implement a 66/64 PCI Master/Slave on a V2P-5 device? Any hints/input
will be highly appreciated.
Thanks much in advance,
Tal.
Site Timeline
- » PCI on Virtex II Pro (corrected)
- — Next thread in » Field-Programmable Gate Arrays
-
- » XILINX FPGA project
- — Previous thread in » Field-Programmable Gate Arrays
-
- » Division Algorithms
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Gowin - This Just Got Real
- — Last Updated thread in » Field-Programmable Gate Arrays
-
- » Sieci raz jeszcze: PoE, światłowody, giga bit ethernet.
- — The site's Newest Thread. Posted in » Electronics (Polish)
-