I use the Nios II system to achieve my design. I have define a data bus from the outside of the FPGA, I use a 8-bits PIO ip to connect the signal and the FPGA.
I want to achieve the following aim: when the outside signals changes, Nios generates a IRQ to CPU, and I can insert my instructions.
Please tell me , how can I do it ?