Dear all My research is about FPGA delay fault testing. I want to verify my methodology and have to manually configure FPGA as I wish. I want to experiment on Xilinx Spartan Series FPGA(XCS10). Is there any program or design flow to help me?
Thank you~! Jeremy