Hi all In the datasheet, psen has to be asserted before rising edge of psclk fo one clock. How can I implement this? Should I use the clock to driv psclk as the clock of my state machine? If so, then
------------------------------------------- always @ (posedge PSCLK_clk) begin // other logics.... PSEN