Hi,
Where can I find a specification on how stable the internal clock of Xilinx's CPLDs (in this case the XC9572-7) is? For example tolerance, and drift of the frequency for ambient temperature. I can't find it in the product specs, and also not on Xilinx's website (to my surprise). The only thing the data sheet says is that f_SYSTEM has a min-value of
83.3. I also can't find anything about how to connect this system clock to a signal in my VHDL code.I will use the CPLD to generate a PWM signal for control of a servo, and therefore the exact length of the pulses, in absolute time, is critical. If the internal clock is not considered reliable enough I would have to use an external chyrstal oscillator circuit. I could probably at least tolerate an error of a couple of percent of the frequency.
Thanks in advance, Carl