hello there i am relatively new to VHDL..this might sound simple any ideas how to carry out division (floating point) in VHDL??
division
Jul 05, 2003
5 Replies
remember log division from schoool, now try that in base 2!
Yes. And then develop a hardware design that can do that...
When this is done, it's a small step to describe it in VHDL.
Regards, Mario
--
---------------------------------------------------------------------- Digital Force / Mario Trams snipped-for-privacy@informatik.tu-chemnitz.de snipped-for-privacy@wooden-technology.de Chemnitz University of Technology
formatting link
Dept. of Computer Science Tel.: (+49) 371 531 1660 Chair of Computer Architecture Fax.: (+49) 371 531 1818
----------------------------------------------------------------------
Sorry I meant LONG division not LOG
h>
For a few seconds I considered that you meant subtracting logs to do division. But then I figured it out. I don't think subtracting logs and then antilog is likely to be a very good way in FPGA.
-- glen
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required