Hallo,
in an CPLD-Design (XC95??XL), I have 2 data-strobe signals, and a data-stobe-select-signal. The selected strobe should clock 2*16 input regs:
input [15:0] pinoekels; reg [15:0] di1; reg [15:0] di2; wire strobe = (ssel && s1) || (ssel && s2);
always @(posedge strobe) begin di1