Compact Flash Peripheral Design with FPGA

Hi Johson,

For your work, FPGA and CPLD devices are not the good choice : very expensive and very bad for critical consumption applications.

You have to work with a low power cpu like a simple PIC or an AVR (8 to

We have done an datalogger application using a CF and a PIC cpu. This application emulate Memory read/write access from/to the CF via the IO ports of the PIC. Also, we have a file system in the PIC cpu able to read and to write and manage different files in the CF.

Also, you will be able to emulate TRUE IDE from the PIC IO port if it is needed.

The choice of the cpu will be depending about the rest of the design.

Actually, we are starting a new datalogger using a Philips ARM 7 PLC2106 (32 bit cpu) + CF + many AD/DA. In this new project, a 32 bit cpu is important because we need to process many external inputs/outputs. (also, we are thinking to use an CPLD for accelerating some processing JOB)

For a GPS receiver application, a 8bit or 16 bit cpu will be enough -> low cost and low power.

NOTE: we done last year an application with GPS Receiver. Also, we may design your application very quickly merging our know-how from our two precednet projects : CF file system + GPS receiver.

Best regards, Laurent Gauch