What if i design an asynchronous memory in Stratix devices?? Will it create any design problems??
Asynchronous memory in Stratix devices
Jan 20, 2005
1 Replies
Hi vlsi_learner,
If you model fully asynchronous memory in whatever modern FPGA it will be implemented as latches (= 1 logic cell) behind a big address multiplexer. If it's 32 bits in total that's not a big problem but if you go for several Kbytes then, yes you're in trouble.
Best regards,
Ben
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required