SPI slave select signals

The slave will drive its MISO pin while selected.

Depends on the design of the master. The NIOS II used in the Altera FPGA permits me to asers any number of the SPI select lines.

But also as has been pointed out if the slaves all try to respond with data you've got problems on the SOMI singal line.

gm

snipped-for-privacy@gmail.com wrote in news:1117455841.370215.303660 @f14g2000cwb.googlegroups.com:

The SPI can certainly assert multiple slave selects. The restriction is on the slaves. No more than one slave can drive the MISO line at the same time.

There are many SPI slave devices that are write only (No MISO connection).

Example:

1. Configuring multiple data converters with the same instructions. You might reset the parts with the same instruction and address the parts independently for gain settings.