Hello,
I am trying to interface an MPC5554 procesor with 68HC908 processor using SPI ( Serial Peripheral interface). MPC5554 is the Master CPU. I have little experience in configuring the SPI in low level. I would like to know the following.
- What are the factors that I should consider while selecting the Clock Polarity and Clock Phase? In my case both Master and Slave CPUs support Clock Phase and Clock polarity of 0 and 1.
- What are the factors that I should consider while deciding the delay between the slave select signal and the first clock edge also the delay between the last clock edge and the slave deselection? i.e. The delay between Slave select going low and the first clock edge.
- What should be the optimum time difference between the transmition of two message frames?
It will be very helpful if somebody can throw some light on this.
Thanks and Regards, Sreeram.