hi folks,
I'm experiencing some problems on a Renesas M32C:
it seems that a higher priority interrupt can't interrupt a lower priority one. To be honest, the datasheet doesn't anything about this thing, so I assume that it is impossible for this CPU to interrupt a lower priority interrupt to serve a higher one.
My question is:
can CPU's interrupt a lower priority interrupt to serve a higher one?
thanks Enrico