1. Home
  2. Embedded Programming
  3. L2 cache size related question

L2 cache size related question

I am evaluating the memory throughput of DM6437 DSP. The L2 cache size i

128 KB. Here are the throughput details.

Array Size Data Written Loops Time in seconds Throughput

64 KB 8000 KB 125 0.336 23.3 MB/s 74 KB 9220 KB 125 0.390 23.0 MB/s 162 KB 20207 KB 125 0.989 19.97 MB/s

To summarize the table, for every loop i am copying an array of differen sizes from one memory location to another using memcpy. after 125 loops.. am calculating the throuput by dividing the total data written by tota time taken for the 125 loops. For the 64 and 74 KB arrays the througput ha slightly decreased (may be due to hit miss) and then throughput ha decreased drastically for 162 KB sized array, can i assume this decreas because of the lower L2 cache size ?

--------------------------------------- Posted through

formatting link

Reply to
mourya
Loading thread data ...

Your results are nonsense. The transfer rates should be higher by orders of magnitude. Perhaps, cache is disabled.

VLV

Reply to
Vladimir Vassilevsky

These are not taken on DSP/BIOS but on Linux running in parallel with DSP/BIOS. TI has shipped a Linux port with the DSP. Ofcourse it will be slower.

--------------------------------------- Posted through

formatting link

Reply to
mourya

Idiot

Reply to
Vladimir Vassilevsky

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.